These BCD-to-decimal decoders consist of eight invertersand ten, four-input NAND gates. The inverters are connectedin pairs to make BCD input data available for decodingby the NAND gates. Full decoding of input logic ensuresthat all outputs remain off for all invalid (10 –15) input conditions.
